|
GW48-PK2AS
![]()
收藏
ϵy(tng): dģK USB-Blaster JTAGd; ByteBlasterMVd,܌ͬ˾FPGA/CPLD51ƬCھ; ԴģK (ni)Դ(bio)(zhn)+/-12V5V3.3V2.5V1.5VϹ늉ݔ·ģK ^do(h)_P(gun)Դ @ʾӿģK LED(sh)aܡP 10IIݔ4λM(jn)ƣ@ʾHEXʽ ݔ_(d)32λM(jn)Ɣ(sh)HEXʽ@ʾ 12Ìƽ_P(gun)2;I ga·ģKֱͨgaBCDga16M(jn)ga 20X4ַҺ,4*4IP M(jn)늙CM(jn)вM(jn)(x)ֿƌ ֱ늙C]h(hun)D(zhun)ٿϵy(tng)}_Ӌ(sh)ṩ}_ӲO(sh)Ӌ (sh)֜ضȜyģK ɈD@ʾܵVGAӿڣ (bio)(zhn)PS/2(bio)ӿںPS/2IPӿڸ1 CPLD3032ӿģK 16LEDƶˡ (sh)ģ惦ģK A/DD/Aӿڣ D/AcLM311(gu)ɵFPGAɿA/DO(sh)ӋĿģK DDS(sh)l(f)õķȡƫ{(dio)CģK ԴV·ΰl(f)O(sh)Ӌ֮ã UչģK ģMEDAispPACm壻 DDS(sh)l(f)ӿڣ UչIOģK CPLD/FPGAfܽӿģK rԴģK 4M20MHz1Hz(bio)(zhn)lʌl̖Դ
ԴUARTͨ|ϵy(tng)d|UչBӾ m̖GW3C40A ӲYԴ FPGA EP3C40Q240s200fTҎ(gu)ģs4f߉Ԫ120fRAM bitFLEX 10K10201622LVDSͨ2529X9bitǶʽӲ(sh)ֳ˷4ih(hun)ɷ/l2kHz-1300MHz8Õrͨ FPGA늱o(h)16M Flash10f؏(f)̴Δ(sh)ҿɼܛǶʽϵy(tng)(sh)(j)惦 ӿYԴ JTAGASdڣ USBӿڣ PS/2IP(bio)ӿһ VGAһ ̫W(wng)ڣ EPM3032A CPLD RS2321 SDӿڣɽ1-2GB Flash 20MHzrԴɱl300MHz1 Zɘӿڣ wݔڣ MICģMݔڣ ٕr犿һ IOUչ ַcҺӿ Pһ pͨDACADCӿڣ m̖GW_ADDA ӲYԴ 180MHzD(zhun)Qrp·10λDAC 50MHzͨ8λADC; 300MHzن\2; Õrݔڣ DDS(sh)l(f)̖KX-DDSM f ģKc˾EDA/SOPCϵy(tng)䣬wՈյһ(ji) ӲYԴ 180MHzD(zhun)Qrʆ··10λDAC 300MHzن\1; Cyclone FPGA 1C3Q14412fT 늱o(h)1M Flash ispƬC8253 f GW48-PK2/4ϵy(tng)ȫ(sh)DDS(sh)̖l(f)ģKF(xin)PGAƬCDAC\ŵȡȿȫ(sh)DDS(sh)̖l(f)ͬrҲEDA/DSPϵy(tng)I(y)DDS(sh)̖l(f)O(sh)Ӌ_l(f)ƽ_DDS(sh)l(f)ĹҪȾlӋȫ̒l̖Դ١M(jn)l跽ʽȿɔ(sh)أ̖l(f)_D̖l(f)/Dz/XⲨΰl(f)ԼAMPMFMFSKASKFPKȸ{(dio)̖l(f)GW48-PK2/4ϵy(tng)ϿһDDS(sh)̖l(f)̖l(f)ģKՈg[PPPTϵy(tng)fPK4ƽ_ϷD235PK2ɲϷС횽Y(ji)ϲ45ϲ20X4ַҺͲ47ϲ4X4IP(lin)ʹã@njoyԇ̖ϵy(tng)ڴϵy(tng)O(sh)ӋIJ^࣬Ҳ^S ؘ(gu)DDS(sh)̖l(f)ʹЄeڂy(tng)ģM̖l(f)ͨDDS(sh)̖l(f)ĸ?lin)QMͨDDS(sh)̖l(f)ͬӲ˔(sh)lֱӺϳɼg(sh)SģM̖l(f)oȔMă(yu)clʾȸߡoơ̖^ȕrgO̡ξȸߡͬʽȫ̒Ժá{(dio)ȫ(sh)ֻơ(wn)ɿȵȣڲDDSȱ`ԣڌоƬļܣHom(yng)ÑSضܵҪDzٌùҲoF(xin)Ķڲّ(yng)ÈʹÑ挦Sξ档@κһ_DDS̖l(f)ܿǝMÑeͨϵy(tng)һЩϵy(tng)O(sh)ӋI(lng)ÑһЩضaʽ{(dio)Ʒʽ̖l(f)ܺͽ{(dio)ܵȡ ؘ(gu)DDS(sh)̖l(f)EDA/SOPCO(sh)Ӌg(sh)(sh)ʎNCO/DDSAM(sh)ְl(f)ע⣬Ŀǰ^(sh)DDS̖l(f)AM̖ǿģ(sh)Y(ji)ϣʹģM˷ȷʽɵģڔ(sh)ͨЛ]ЌÃrֵ(sh)ih(hun)IPˣEDA/SOPCg(sh)߶Ȱl(f)չĮa(chn)صQͨDDS̖l(f)Ăy(tng)ȱݣwܺܶ|(zh)wS1ͨ(sh)̖l(f)ļg(sh)M(jn)ԡܵԡʹõıԼָ(bio)ă(yu)Խ濴ϵy(tng)oՓ̖ͨl(f)߀Ǹߙn(sh)̖l(f)^(dng)֮o2鑪(yng)·ģK_l(f)ϵy(tng)ԓϵy(tng)ǻEDAg(sh)ʹҎ(gu)ģFPGAõؘ(gu)ܣԼ˿Ƶ(q)co(h)ԣ_l(f)ߴӲģͺ͌ϵy(tng)eͨI(lng)еĸģKԽԓϵy(tng)ԼQuartusIIӲZԵѸ_l(f)3W(xu)O(sh)ӋِČϵy(tng)_l(f)ϵy(tng)ԓϵy(tng)еSܶF(xin)ښvôW(xu)O(sh)Ӌِِ}Уԓϵy(tng)ָ(bio)ԽP(gun)ِ}аl(f)]Ҫļg(sh)ָ(bio)F(xin)ʮƣg(sh)ͺܛӲ棩ԟoՓӖ(xn)߀nj(zhn)_l(f)ϵy(tng)Ԏِ߸ЧS͵ِ}ˣԓϵy(tng)ͬӿ鮅I(y)O(sh)ӋW(xu)λՓġnƼӸЧ_l(f)ߡ4(chung)͌_l(f)ϵy(tng)(chung)¾ԭ(chung)Ǫ(chung)I(lng)O(sh)Ӌȫ¶܃(yu)m挒韵ϵy(tng)ģK(chung)Ҫm(dng)ƽ_ԭh(hun)ģׂ74ϵ(gu)ɵƽ_@ȻƬCϵy(tng)ƬCϵy(tng)ֲǶʽϵy(tng)Ƕʽϵy(tng)O(sh)ӋֲSOPC/EDAg(sh)Ƕʽϵy(tng)ЎӲģKCPUNӿڹģKǬF(xin)ɵģ_l(f)Ҫܛ棬mfڴƽ_S(chung)֮Ҫ֪Ra(chn)(qun)soУӲĮa(chn)(qun)njڄe˵ġ @Ȼ(chung)²ֻЄ(chung)¶]tܿʧȥ(chung)µărֵxı|(zh)Ͽ㲻܌Ą(chung)¡EDA/SOPCg(sh)tQӲO(sh)ӋܛO(sh)Ӌ;CO(sh)Ӌĸ}ĶҲQ˄(chung)º@һìܣԶEDAg(sh)ƽ_O(sh)Ӌṩܵ(chung)µƽ_ģK̖ͨ 1Aͨ@DDS(sh)̖l(f)ģM̖ݔͨA̖ͨl(f)ݔpͨģM̖Ҳ̖ȣ+/-10Vͨ^λ{(dio)C 2TTL̖ݔDDS(sh)̖l(f)TTL̖ݔڡ 3Bͨ@DDS(sh)̖l(f)ģM̖ݔͨB̖֮ͨڡҪõBͨģM̖ݔ회BͨھcijһDACݔӿڣȻõݔ̖ 4̖yԇݔڡTTLݔ롱ڡͨ^DDS(sh)̖l(f)yԇ˿ݔ̖lʡ}ռձȵȡ(sh){(dio)̖͒l̖ⲿƕrҲͨ^˿M(jn)롣 EDAĿ 8λȫ 2x1·x 4λӷӋ(sh) 8λӲ/p O(sh)Ӌ O(sh)Ӌ; 7gaO(sh)Ӌ (sh)طl; ؓ(f)}{(dio); λĴ; ̖l(f); 8λ16M(jn)lӋ; Йzy; B(ti)CADCɘ; ^DAF(xin)AD; RAMԶƌ ROMԶƌ; FIFO; ȵȡ C/(yng)_l(f) A/D(sh)(j)ɼ·ͺ״惦ʾO(sh)Ӌ λӲ˷O(sh)Ӌ; Ӳ·O(sh)Ӌ VGAD@ʾO(sh)Ӌ DDSֱӔ(sh)ʽlʺϳO(sh)Ӌ PS/2IP(bio)ģKO(sh)Ӌ FPGAcRS232ͨģKO(sh)Ӌ USBcFPGAͨŌ xSD ڠB(ti)C16λCPUO(sh)ӋcF(xin) DDSO(sh)Ӌ ȾȔ(sh)l/λyԇxO(sh)Ӌ ̖ɼclV·O(sh)Ӌ A/DD(zhun)Qܵ·O(sh)Ӌ D/Aΰl(f) ˮg(sh)O(sh)Ӌٔ(sh)P(gun) ӲO(sh)Ӌ ƹΑ·O(sh)Ӌ M(jn)늙C(x)(q)ӿO(sh)Ӌ VGAʗl̖@ʾO(sh)Ӌ VGAD@ʾO(sh)ӋΑ Ƕʽih(hun)PLL(yng)Ì PS/2(bio)cVGA@ʾΑģKO(sh)Ӌ FPGA_ƬC_PCCpͨŜylģKO(sh)Ӌ ɫҺcΑƌ ɫҺΑƌ 8λCPUO(sh)ӋcF(xin) ˮ(gu)ܵ16λRISC CPUO(sh)ӋcF(xin) 惦ʾO(sh)Ӌ 10·߉xO(sh)Ӌ IPˌ 8051ƬCIPϵO(sh)Ӌ9t (sh)ʎNCO(yng)O(sh)Ӌ FFT(yng)O(sh)Ӌ FIR(sh)֞V(yng)O(sh)Ӌ Ƕʽ߉xSignalTapII{(dio); DSPBuilder ̖l(f)O(sh)Ӌ ̖l(f)O(sh)Ӌ FSK{(dio)O(sh)Ӌ {(dio)c{(dio)ģO(sh)Ӌ FIR(sh)֞VO(sh)Ӌ DDSc(sh)̖l(f)O(sh)Ӌ Ϳ˴azO(sh)Ӌ IIR(sh)֞VO(sh)Ӌ; mЂSCаl(f)O(sh)Ӌ RSaaO(sh)Ӌ SOPC ˮ UARTC rД SOPCO(sh)Ӌ Nios/IIVGA@ʾKO(sh)Ӌ cҺO(sh)Ӌ ɫҺO(sh)Ӌ SOPCGPSϵy(tng) PWM늙CD(zhun)ٌ rC GSMģKO(sh)Ӌ NiosII Avalon SlaveO(sh) PWMģKO(sh)Ӌ DMA(yng)úͶ_˹KΑO(sh)Ӌ ַҺO(sh)Ӌ ̫W(wng)ڑ(yng)Ì ȵ |